

### DESCRIPTION

The MT2600 is a complete solution for system with backup storage capacitor or capacitor bank. It integrated input over voltage; over current protection circuit; a reverse blocking switch and super capacitor charging control circuit. It also has built-in cell balance to provide protection over two cell super capacitor system.

When the main supply is present and above the minimum system supply voltage, system will draw power from input supply. At the same time, integrated linear charger charges the storage element at up to 300mA current. Once the storage element is charged, the circuit draws only  $2.5\mu$ A of current while it maintains the super capacitor or other storage element in its ready state. When the main supply is removed, the integrated reverse blocking switch will block current flow from system rail to input. Linear charger will be turned on to provide power to system rail with low resistance path with up to 2A current.

Integrated cell balancing circuit will keep monitoring the cell voltage when charging and keep the two cells voltage at same level. The MT2600 is externally programmable for input current limit, input over voltage, charge current limit, charge voltage limit. It provides a flag signal when input supply is unplugged so that main system can taking action.MT2600is available in DFN3X3-10 package.

### **FEATURES**


- 2.5V to 5.5V System Voltage
- 12V Input Rating with Over-Voltage Protection
- Programmable 1.1V to 5.3V Cap Voltage Range
- Programmable Super Cap Charge Current
- Programmable Input Over Current Protection
- Automatic Cell Balancing
- Automatic Main/Backup Switchover
- Up to 2A Discharge Current
- Programmable Voltage and Current Thresholds
- ±2% Threshold Accuracy
- 2.5µA Ready Quiescent Current
- Small Solution Size
- DFN Package

## APPLICATIONS


- Handheld Industrial Equipment
- Portable Computers
- Portable Devices with a Removable Battery

# TYPICAL APPLICATIONS

Super Capacitor Power Manager for Backup Power Applications



Backup Power Application with Two-series 20F Supercapacitors






## **Ordering Information**

Part No.	Marking	Temp. Range Package MOQ		MOQ	
MT2600NDCR	MT2600	-40°C ~+85°C	DFN3X3 10L	5000/Tape & Reel	
	YWWXX		Britoko_roz		

Note: Y: Year, WW: Week, xx: Manufacture Control Code

## **PIN CONFIGURATION**





### Pin Description

PIN NAME	PIN NO.	DESCRIPTION
VIN	1	Input Power Supply. Connect to a 5V system supply rail and bypass with a $10\mu F$ capacitor to GND.
PFB	2	Input voltage sensing input. Connect to the center point of a resistor divider from VIN to GND. It is compared with internal 1.2V reference. When PFB is below1.2V, PFLTB will pull high to indicate input power failure.
ILIMT	3	Input over current protection setting pin. Connect a resistor to ground the set the input over current protection level. If ILIMT is short to GND, input current limit is set to 3A. If ILIMT is floating, input current limit is 0A. The Limit current is determined by the equation: $ILIMT = 30A * k\Omega/RLIMIT$
ICHG	4	Charge Current Input. This pin sets the maximum current level for charging super capacitor. The charger current recommend <350mA (RCHG>10k). The Charge Current is determined by the equation: $ICHG = 3.3A * k\Omega/RCHG$
GND	5	Ground.
PFLTB	6	Open-Drain input power failure indicator. PFLTB goes low when the PFB drop below 1.2V or (VIN-VSYS) exceed 360mV. Connect to an external pull up resistor.
CFB	7	VCAP Feedback. Connect to the upper point of a resistor divider from VCAP to GND. Part stops charging super capacitor when CFB voltage is above 1.1V.
VMID	8	Super capacitor balance point. Connect to center point of stacked two super capacitors.
VCAP	9	Super Cap. Connect to top point of two super cap stacks.
VSYS	10	Supply rail for internal system. Power is draw from VIN when valid input supply is present. When input power failed, power will be provided by super capacitor connected to VCAP.
EP	EP	Note: EP use conductive glue and GND PAD has no down bonding.
0	5	



## Absolute Maximum Rating (Reference to GND) (Note1)

VCAP, VSYS, PFLTB to GND0.3V to 6V	ESD Class 2
VIN to GND0.3 to 12V	Lead Temperature(Soldering 10s) 260°C
VMID, CFB to GND0.3V to VCAP+0.3V	Junction Temperature Range40°C to 150°C
PFB, ILIMT, ICHG to GND0.3V to VSYS+0.3V	Storage Temperature Range65°C to 150°C

## **Recommend Operating Conditions (Note2)**

Input Voltage (VIN)4.0V to 5V	Operating Temperature Range40°C to 85°C
Cap Voltage (V <sub>CAP</sub> ) +0.8V to5.4V	Junction Temperature Range, T <sub>J</sub> 40°C to 125°C

### Thermal information (Note3, 4)

Maximum Power Dissipation (T <sub>A</sub> =25°C)	
DFN3x3_10L 2.3W	Thermal Resistance (θ <sub>JA</sub> )
	Thermal Resistance (θ <sub>JC</sub> )

Note(1): Stress exceeding those listed "Absolute Maximum Ratings" may damage the device.

Note(2): The device is not guaranteed to function outside of the recommended operating conditions.

Note(3): Measured on JESD51-7, 4-Layer PCB.

Note(4): The maximum allowable power dissipation is a function of the maximum junction temperature  $T_{J_MAX}=125^{\circ}C$ , the junction to ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_{A}$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_{D_MAX}=(T_{J_MAX}-T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.



## **Electrical Characteristics**

 $T_{\text{A}}\text{=+25\,°C}, V_{\text{IN}}\text{=}5\text{V}, V_{\text{CAP}}\text{=}5\text{V}(\text{Note 5}).$ 

PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT	
Input Voltage Range		2.5		5.5	V	
VSYS Charging Supply Current	PFB>1.2V, VIN=5V		650		uA	
VSYS Backup Supply Current	PFB=0, VCAP=5V		1.5		uA	
VCAP UVLO Threshold	V <sub>CAP</sub> falling	1.45	1.65	1.85	V	
VCAP UVLO Hysteresis			200		mV	
INPUT OVP OCP Switch						
Input Overvoltage Protection Threshold voltage	V <sub>IN</sub> Rising		6.0		V	
Input Overvoltage Hysteresis			0.4		V	
Input Overcurrent level	R <sub>ILIMT</sub> =25.5k		1.2		А	
Max Input Overcurrent Level	Vin>4.2V,ILIMT connect to GND		2.7		А	
Input Overvoltage Switch Rdson			0.1		Ohm	
Ideal Diode	•					
Drain Source regulation voltage			25		mV	
Source Drain fast reverse blocking threshold voltage(Note 6)			-20		mV	
PMOS Rdson			50		mOhm	
PMOS Leakage Current				0.1	uA	
Super Capacitor Charger/Discharge	r					
V <sub>CFB</sub> Threshold voltage to stop charging		1.04	1.08	1.12	V	
V <sub>CFB</sub> Hysteresis			40		mV	
CFB regulation reference voltage		1.05	1.1	1.15	V	
CFB leakage current				50	nA	
	R <sub>ICHG</sub> =33K, VCAP=3V	75	100	125	mA	
Charge current	R <sub>ICHG</sub> =33K, VCAP=0V	30	45	60	mA	
Charging/Discharging PMOS Rdson			100		mOhm	
Capacitor voltage clamp for each capacitor		2.44	2.65	2.76	v	
Maximum capacitor stack voltage		4.88	5.3	5.52	V	
V <sub>MID</sub> Balance Source Current	V <sub>CAP</sub> =4V, V <sub>MID</sub> Rising	1.93	1.99	2.04	v	
Threshold	$V_{CAP}=4V, V_{MID}$ Falling	1.92	1.98	2.03	v	
V <sub>MID</sub> Balance Sink Current Threshold	V <sub>CAP</sub> =4V, V <sub>MID</sub> Rising	1.96	2.02	2.07	V	
	V <sub>CAP</sub> =4V, V <sub>MID</sub> Falling	1.95	2.01	2.06	<u> </u>	
PMOS body diode switch (VCAP- VSYS) threshold voltage	VCAP ramp up from below VSYS		100		mV	
PMOS Charge Mode and Switch Body $V_{DS}$ threshold voltage	VCAP ramp down from above VSYS		250		mV	
$V_{CAP}$ charge mode threshold ( $V_{SYS}$ - $V_{CAP}$ ) voltage	$V_{\text{CAP}}$ ramp down from above $V_{\text{SYS}}$		10		mV	
V <sub>CAP</sub> charge threshold (V <sub>SYS</sub> -V <sub>CAP</sub> ) hysteresis voltage	$V_{\text{CAP}}$ ramp up from below $V_{\text{SYS}}$		-100		mV	



Input Power Fail Comparator				
V <sub>PFB</sub> Threshold voltage (Falling)		1.2		V
V <sub>PFB</sub> Hysteresis		85		mV
V <sub>SYS</sub> power good threshold	V <sub>IN</sub> -V <sub>SYS</sub>	260		mV
V <sub>SYS</sub> power fail threshold	V <sub>IN</sub> -V <sub>SYS</sub>	320		mV
PFLT Output Low Voltage	I <sub>SINK</sub> =1mA	100		mV
PFLT High Impedance Leakage	V <sub>PFLT</sub> =5V		0.1	uA
PFLT deglitch time		3.5		ms
Thermal Shutdown Temperature	T <sub>J</sub> rising, 30°C typical hysteresis	150		°C
Thermal Shutdown Hysteresis		30		°C

Note 5: Limits are 100% production testes  $@T_A = +25^{\circ}C$ , unless otherwise noted. Limits over the temperature range are guaranteed by design.

Note 6: Guaranteed by design, not production tested.



## **TYPICAL PERFORMANCE CHARACTERISTICS**


(CIN=22uF, CSYS=22uF, RLIMT=13k, RCHG=12k, TA=+25°C)





## **TYPICAL PERFORMANCE CHARACTERISTICS**

(CIN=22uF, CSYS=22uF, RLIMT=13k, RCHG=12k, TA=+25°C)





#### DESCRIPTION

For applications require backup power in harsh environment, Lithium-Ion battery cannot be used duty to limited temperature range. Super capacitor with wide operating temperature range and high power/energy density, provides a safe and compact solution. For many systems, the high operating voltage (>3V) requires a power management system for super capacitor with two stacked cells or use a BOOST converter with inductor. Many systems also require long standby time (weeks of time), this need can only be realized with very low quiescent current. MT2600 provides a flexible, integrated and compact storage capacitor or capacitor bank backup solution with extensive protection function to ensure a safe, efficient, compact and low cost solution for these applications. MT2600 integrated input over voltage/current protection to prevent damage to following system. It also integrated an ideal diode for reverse blocking when input voltage is lost.

MT2600 integrated a linear charger to charge super capacitor with as high as 350mA current to achieve fast and safe charging. The charging devices also act as power path control switch. When input power is lost, this switch can be turned on to keep the system rail stable in Backup Mode. In backup mode, quiescent current draw from super capacitor is only 2.5uA. This ensures very long standby time of the system with low capacitance super capacitor.

MT2600 integrated a programmable Input voltage monitor. When input voltage drops below certain voltage set by resistor divider connected to PFB pin. A flag signal on PFLTB will inform the following system about the event so that preventative actions can be taken like process and save data in DRAM.

With 2 super capacitors in stack, MT2600 integrated cell balancing function. During charging mode, voltage between two stack capacitor is compared with half of total capacitor voltage. Current is diverted to keep these two voltages close to each other. MT2600 also integrated cell monitoring and protection circuit. This circuit monitors voltage for each capacitor. During charging mode, if any capacitor voltage reaches 2.65V, charging will be stopped until this fault is gone. Same way, during discharge mode, if any of the capacitor voltage drop below ground, discharging will be stopped to protect the capacitors.

#### OPERATION

The system should have three states: STANDBY State, CHARGE State, DISCHARGE State and UVLO State. STANDBY State:

1.VCAP > VSYS, VIN is still available and PFB higher than threshold voltage. Or,

2.VCAP reaches setting point by CFB and VIN is still available and PFB higher than threshold. Or,

3. Any of the two super capacitor voltage reaches internal protection point and VIN is still available.

In STANDBY State, M3 FET should be kept OFF. M3 body diode need to be switches according to VSYS-VCAP voltage.

CHARGE State:

VSYS > VCAP, VIN is available and healthy; VCAP is below setting point by CFB. Both super capacitors are below over voltage protection point. In this state, we will turn of M3 with current limit set by ICHG. Two possible features need to be evaluated:

1.Input DPPM. If input voltage drop and PFB voltage drops close to set point, we can fold back charge current to limit current drain from weak input source

2.Soft charging ending. When VCAP is charged and CFB voltage getting close to set point, we can fold



back charge current so that when charge stops, voltage drop on any impedance in series with capacitor doesn't cause oscillation between charge mode/standby mode.


#### DISCHARGE State:

When PFB is below threshold, we consider input power source is gone. In this case, OVP FET is turned off. Ideal diode should be turned off too. Power path control FET M3 is turned on to connect VCAP to VSYS. Transition from Charge Mode or Standby Mode to Discharge Mode need to be smooth without huge inrush current, at the same time, it cannot let VSYS drop too much which might cause downstream system to shut down.

In Discharge mode, all the bias current is supplied by VCAP. To extend operating time, quiescent current need to be below 1uA in this case. Circuits need to be alive are: 1. M3 over current detection circuit; 2. UVLO detection circuit for VCAP.

#### UVLO State:

In case the system runs on Super Capacitor for long time without recharge, eventually VCAP will drop too low to sustain the function of the whole system When VCAP drops too low, we will enter UVLO state. In this state, all the circuit is shut down. This state can only be cleared if VIN is supplied.







#### **PCB Layout Instruction**


- (1) The high current paths (GND, VIN, VSYS and VCAP)should be placed very close to the IC with short, direct and wide traces.
- (2) Put the input capacitors and VSYS capacitors as close to the VIN/VSYS and GND pins as possible.
- (3) Keep the VIN and GND pads connected with large copper and use at least two layers for IN and GND trace to achieve better thermal performance. Also, add several Vias with 10mil\_drill/18mil\_copper\_width close to the VIN and GND pads to help on thermal dissipation.
- (4) Four-layer layout is strongly recommended to achieve better thermal performance.

### MT2600\_DFN3x3\_10L










Mid-1 Layer






Mid-2 Layer



## **MT2600** Application Schematic



## EVB BOM List


Qty	Ref	Value 🔪 🌔	Description	Package
1	CIN	22µF	Ceramic Capacitor, 25V, X5R	0805
1	Csys	22µF	Ceramic Capacitor, 25V, X5R	0805
1	RPFB_TOP	120ΚΩ	Resistor, ±1%	0603
1	Rpfb_bot	50ΚΩ	Resistor, ±1%	0603
1	RCFB_TOP	<b>3.3M</b> Ω	Resistor, ±1%	0603
1	<b>К</b> сғв_вот	931kΩ	Resistor, ±1%	0603
1	Ссгв_тор	22pF	Ceramic Capacitor, 25V, X5R	0603
1	Rснg	12ΚΩ	Resistor, ±1%	0603
1	RLIMT	13KΩ	Resistor, ±1%	0603
1	RPFLTB	50KΩ	Resistor, ±1%	0603
1	Power IC	MT2600	Super Capacitor Power Manager for Backup Power Applications	DFN3x3_10L



DFN3x3\_10L Outline Dimensions

## Super Capacitor Power Manager for Backup Power Applications

## Package Information




	SYMBOLS	MILLIMETERS		INCHES	
	STWDOLS	MIN.	MAX.	MIN.	MAX.
	A	0.70	0.80	0.028	0.031
	A1	0.00	0.05	0.000	0.002
	b	0.18	0.30	0.007	0.012
ຸດ	D	2.90	3.10	0.114	0.122
	<b>D</b> 1	2.10	2.60	0.083	0.102
$\mathcal{N}$	E	2.90	3.10	0.114	0.122
	E1	1.35	1.80	0.053	0.071
	е	0.50		0.020	
	L	0.30	0.50	0.012	0.020



## Carrier Tape & Reel Dimensions

1. Orientation / Carrier Tape Information:





## **Reflow Profile**

### **Classification Of IR Reflow Profile**

Reflow Profile	Green Assembly		
Average Ramp-Up Rate (Ts <sub>min</sub> to Tp)	1~2°C/second, 3°C/second max.		
Preheat & Soak			
-Temperature Min(Ts <sub>min</sub> )	150°C		
-Temperature Max(Ts <sub>max</sub> )	200°C		
-Time(ts <sub>min</sub> to tsts <sub>max</sub> )	60~120 seconds		
Time maintained above:			
-Temperature(T <sub>L</sub> )	217℃		
-Time(t <sub>L</sub> )	60~150 seconds		
Peak Temperature(Tp)	See Classification Temp intable1		
Time within 5°Cof actual Peak Temperature(tp)	30 seconds max.		
Ramp-Down Rate	6°C/second max.		
Time 25°C to Peak Temperature	8 minutes max.		

\* Tolerance for peak profile Temperature(T<sub>p</sub>) is defined as a supplier minimum and a user maximum.
\*\* Tolerance for time at peak profile temperature (t<sub>p</sub>) is defined as a supplier minimum and a user maximum.

Package Thickness	Volume mm <sup>3</sup>	Vo	olume mm <sup>3</sup>	Volume mm <sup>3</sup>
0	<350		350-2000	>2000
<1.6mm	260°C		260 °C	260°C
1.6mm–2.5mm	260°C		250°C	245°C
≥2.5mm	250 °C		245°C	<b>245</b> ℃

### Table 1. Pb-free Process – Classification Temperatures (Tc)

Note: For all temperature information, please refer to topside of the package, measured on the package body surface.

